



# **DC-Correct Digital Isolators**


## **Functional Diagrams**




IL510

IL511







IL515

IL516

# **Features**

- 2 Mbps maximum speed
- DC-correct
- 3 V to 5 V power supplies
- 1.3 mA/channel typical quiescent current
- -40°C to 85°C operating temperature
- 50 kV/ $\mu$ s typ.; 30 kV/ $\mu$ s min. common mode transient immunity
- + 1000  $V_{\text{RMS}}/1500~V_{\text{DC}}$  high voltage endurance
- 44000 year barrier life
- 10 ns pulse width distortion
- 25 ns propagation delay
- Low EMC footprint
- 8-pin MSOP and SOIC; 0.15", 0.3", and True 8™ mm 16-pin SOIC packages
- UL 1577 recognized; IEC 60747-5-5 (VDE 0884) certified

## **Applications**

- ADCs and DACs
- Digital Fieldbus
- RS-485 and RS-422
- Multiplexed data transmission
- Data interfaces
- Board-to-board communication
- Digital noise reduction
- Ground loop elimination
- Peripheral interfaces
- Parallel bus
- Logic level shifting

## **Description**

IL500-Series isolators are low-cost isolators operating up to 2 Mbps over an operating temperature range of -40 °C to 85 °C.

The devices use NVE's patented\* IsoLoop<sup>®</sup> spintronic Giant Magnetoresistive (GMR) technology.

A unique ceramic/polymer composite barrier provides excellent isolation and virtually unlimited barrier life.

IsoLoop is a registered trademark of NVE Corporation. \*U.S. Patent numbers 5,831,426; 6,300,617 and others.



# Absolute Maximum Ratings<sup>(1)</sup>

Parameters	Symbol	Min.	Тур.	Max.	Units	Test Conditions
Storage Temperature	Ts	-55		150	°C	
Junction Temperature	TJ	-55		150	°C	
Supply Voltage	$V_{DD1}, V_{DD2}$	-0.5		7	V	
Input Voltage	VI	-0.5		$V_{DD}$ +0.5	V	
Output Voltage	Vo	-0.5		$V_{DD}$ +0.5	V	
Output Current Drive	Io			10	mA	
Lead Solder Temperature				260	°C	10 sec.
ESD			2		kV	HBM

## **Recommended Operating Conditions**

Parameters	Symbol	Min.	Тур.	Max.	Units	Test Conditions
Operating Ambient Temperature	T <sub>A</sub>	-40		85	°C	
Operating Junction Temperature	TJ	-40		100	°C	
Supply Voltage	$V_{DD1}, V_{DD2}$	3.0		5.5	V	
Logic High Input Voltage	V <sub>IH</sub>	2.4		V <sub>DD</sub>	V	
Logic Low Input Voltage	V <sub>IL</sub>	0		0.8	V	
Input Signal Rise and Fall Times <sup>(10)</sup>	t <sub>IR</sub> , t <sub>IF</sub>		DC-Correct			

2



## Safety and Approvals

*VDE V 0884-10* (VDE File Number 5016933-4880-0001)

- Working Voltage (V<sub>IORM</sub>) 600 V<sub>RMS</sub> (848 V<sub>PK</sub>); basic insulation; pollution degree 2
- Isolation voltage ( $V_{ISO}$ ) 2500  $V_{RMS}$  (other than MSOP); 1000  $V_{RMS}$  (MSOP)
- Transient overvoltage (V<sub>IOTM</sub>) 4000 V<sub>PK</sub>
- Surge rating 4000 V
- Each part tested at 1590  $V_{PK}$  for 1 second, 5 pC partial discharge limit
- Samples tested at 4000  $V_{PK}$  for 60 sec.; then 1358  $V_{PK}$  for 10 sec. with 5 pC partial discharge limit

Safety-Limiting Values	Symbol	Value	Units
Safety rating ambient temperature	Ts	180	°C
Safety rating power (180°C)	Ps	270	mW
Supply current safety rating (total of supplies)	Is	54	mA

*IEC 61010-1* (Edition 2; TUV Certificate Numbers N1502812; N1502812-101) Reinforced Insulation; Pollution Degree II; Material Group III

Part No.		Working
Suffix	Package	Voltage
-1	MSOP	150 V <sub>RMS</sub>
-3	0.15" SOIC-16	300 V <sub>RMS</sub>
None	True 8™ 0.3" SOIC-16	300 V <sub>RMS</sub>

UL 1577 (Component Recognition Program File Number E207481)

- 2500 V rating for all types other than MSOP
- Each part other than MSOP tested at 3000  $V_{RMS}$  (4240  $V_{PK}$ ) for 1 second; each lot sample tested at 2500  $V_{RMS}$  (3530  $V_{PK}$ ) for 1 minute
- MSOP rating 1000 V; tested at 1200  $V_{RMS}$  (1768  $V_{PK}$ ) for 1 second; each lot sample tested at 1500  $V_{RMS}$  (2121  $V_{PK}$ ) for 1 minute

### Soldering Profile

Per JEDEC J-STD-020C, MSL 1



## **IL510 Pin Connections**


1	V <sub>DD1</sub>	Supply voltage
2	IN	Data in
3	SYNC	Internal refresh clock disable (normally enabled and internally held low with $10 \text{ k}\Omega$ )
4	GND <sub>1</sub>	Ground return for V <sub>DD1</sub>
5	GND <sub>2</sub>	Ground return for V <sub>DD2</sub>
6	OUT	Data out
7	$V_{\overline{\text{OE}}}$	Output enable (internally held low with $100 \text{ k}\Omega$ )
8	V <sub>DD2</sub>	Supply voltage


## **IL511 Pin Connections**


1	V <sub>DD1</sub>	Supply voltage
2	IN <sub>1</sub>	Data in, channel 1
3	$IN_2$	Data in, channel 2
4	GND <sub>1</sub>	Ground return for V <sub>DD1</sub>
5	GND <sub>2</sub>	Ground return for V <sub>DD2</sub>
6	OUT <sub>2</sub>	Data out, channel 2
7	OUT <sub>1</sub>	Data out, channel 1
8	V <sub>DD2</sub>	Supply voltage

## **IL514 Pin Connections**

1	V <sub>DD1</sub>	Supply voltage 1
2	GND <sub>1</sub>	Ground return for V <sub>DD1</sub>
		(pin 2 internally connected to pin 8)
3	IN <sub>1</sub>	Data in, channel 1
4	IN <sub>2</sub>	Data in, channel 2
5	OUT <sub>3</sub>	Data out, channel 3
6	NC	No connection
7	V	Output enable, channel 3
/	$V_{\overline{OE}}$	(internally held low with 100 k $\Omega$ )
8	GND <sub>1</sub>	Ground return for V <sub>DD1</sub>
0	$OND_1$	(pin 8 internally connected to pin 2)
9	GND <sub>2</sub>	Ground return for V <sub>DD2</sub>
,	$OND_2$	(pin 9 internally connected to pin 15)
10	NC	No connection
11	NC	No connection
12	IN <sub>3</sub>	Data in, channel 3
13	OUT <sub>2</sub>	Data out, channel 2
14	OUT <sub>1</sub>	Data out, channel 1
15	CND	Ground return for V <sub>DD2</sub>
15	GND <sub>2</sub>	(pin 15 internally connected to pin 9)
16	V <sub>DD2</sub>	Supply voltage









## **IL515 Pin Connections**


1	V <sub>DD1</sub>	Supply voltage
2		Ground return for V <sub>DD1</sub>
2	$GND_1$	(pin 2 internally connected to pin 8)
3	IN <sub>1</sub>	Data in, channel 1
4	IN <sub>2</sub>	Data in, channel 2
5	IN <sub>3</sub>	Data in, channel 3
6	$IN_4$	Data in, channel 4
7	NC	No connection
8	GND <sub>1</sub>	Ground return for V <sub>DD1</sub>
0	UND <sub>1</sub>	(pin 8 internally connected to pin 2)
9 GND <sub>2</sub>		Ground return for $V_{DD2}$
9	$OND_2$	(pin 9 internally connected to pin 15)
10	NC	No connection
11	$OUT_4$	Data out, channel 4
12	OUT <sub>3</sub>	Data out, channel 3
13	OUT <sub>2</sub>	Data out, channel 2
14	OUT <sub>1</sub>	Data out, channel 1
15	GND <sub>2</sub>	Ground return for V <sub>DD2</sub>
		(pin 15 internally connected to pin 9)
16	V <sub>DD2</sub>	Supply voltage


## **IL516 Pin Connections**


1	V <sub>DD1</sub>	Supply voltage
2		Ground return for V <sub>DD1</sub>
2 $GND_1$		(pin 2 internally connected to pin 8)
3	IN <sub>1</sub>	Data in, channel 1
4	IN <sub>2</sub>	Data in, channel 2
5	OUT <sub>3</sub>	Data out, channel 3
6	OUT <sub>4</sub>	Data out, channel 4
7	NC	No connection
8	GND <sub>1</sub>	Ground return for V <sub>DD1</sub>
0	$OND_1$	(pin 8 internally connected to pin 2)
9 GND <sub>2</sub>		Ground return for V <sub>DD2</sub>
,		(pin 9 internally connected to pin 15)
10	NC	No connection
11	$IN_4$	Data in, channel 4
12	IN <sub>3</sub>	Data in, channel 3
13	OUT <sub>2</sub>	Data out, channel 2
14	OUT <sub>1</sub>	Data out, channel 1
15	CND	Ground return for V <sub>DD2</sub>
15	$GND_2$	(pin 15 internally connected to pin 9)
16	V <sub>DD2</sub>	Supply voltage

## **IL521 Pin Connections**

1	V <sub>DD1</sub>	Supply voltage
2	OUT <sub>1</sub>	Data out, channel 1
3	IN <sub>2</sub>	Data in, channel 2
4	GND <sub>1</sub>	Ground return for V <sub>DD1</sub>
5	GND <sub>2</sub>	Ground return for V <sub>DD2</sub>
6	OUT <sub>2</sub>	Data out, channel 2
7	IN <sub>1</sub>	Data in, channel 1
8	V <sub>DD2</sub>	Supply voltage










## Timing Diagrams



Legend

Leger	14
t <sub>PLH</sub>	Propagation Delay, Low to High
t <sub>PHL</sub>	Propagation Delay, High to Low
t <sub>PW</sub>	Minimum Pulse Width
t <sub>PLZ</sub>	Propagation Delay, Low to High Impedance
t <sub>PZH</sub>	Propagation Delay, High Impedance to High
t <sub>PHZ</sub>	Propagation Delay, High to High Impedance
t <sub>PZL</sub>	Propagation Delay, High Impedance to Low
t <sub>R</sub>	Rise Time
t <sub>F</sub>	Fall Time

## Truth Tables

## **Output Enable**

VI	$V_{\overline{OE}}$	Vo
L	L	L
Н	L	Н
L	Н	Z
Н	Н	Z

# SYNC

SYNC	Internal Refresh Clock
0	Enabled
1	Disabled

**Note:** SYNC should be left open or connected to GND to enable the internal refresh clock, or connected to  $V_{DD}$  to disable the internal clock.



<b>3.3 Volt Electrical Specifications</b> (T <sub>min</sub> to T <sub>max</sub> unless otherwise stated)						
Parameters	Symbol	Min.	Тур.	Max.	Units	Test Conditions
Input Quiescent Supply Current						
IL510			0.06	0.1	mA	
IL511			0.09	0.15	mA	
IL515	I <sub>DD1</sub>		0.15	0.25	mA	
IL514, IL521			1.3	1.8	mA	
IL516			2.6	3.6	mA	
Output Quiescent Supply Current	·	<u>.</u>				
IL510, IL521			1.3	1.8	mA	
IL511, IL514, IL516	I <sub>DD2</sub>		2.6	3.6	mA	
IL515			5.2	7.2	mA	
Logic Input Current	II	-10		10	μA	
Lagia High Output Valtage	V	V <sub>DD</sub> – 0.1	V <sub>DD</sub>		V	$I_0 = -20 \ \mu A, V_I = V_{IH}$
Logic High Output Voltage	V <sub>OH</sub>	$0.8 \ge V_{DD}$	0.9 x V <sub>DD</sub>		v	$I_0 = -4 \text{ mA}, V_I = V_{IH}$
Logic Low Output Voltage	V		0	0.1	v	$I_0 = 20 \mu A, V_I = V_{IL}$
Logic Low Output Voltage	V <sub>OL</sub>		0.5	0.8		$I_0 = 4 \text{ mA}, V_I = V_{IL}$

	Switching Specifications ( $V_{DD} = 3.3 \text{ V}$ )						
Maximum Data Rate		2			Mbps	$C_{L} = 15 \text{ pF}$	
Pulse Width <sup>(7)</sup>	PW	20			ns	V <sub>o</sub> 50% points; SYNC=0	
	1 **	25			ns	V <sub>o</sub> 50% points; SYNC=1	
Propagation Delay Input to Output (High to Low)	t <sub>PHL</sub>			25	ns	$C_L = 15 \text{ pF}$	
Propagation Delay Input to Output (Low to High)	t <sub>PLH</sub>			25	ns	$C_L = 15 \text{ pF}$	
Propagation Delay Enable to Output (High to High Impedance)	t <sub>PHZ</sub>			5	ns	C <sub>L</sub> = 15 pF	
Propagation Delay Enable to Output (Low to High Impedance)	t <sub>PLZ</sub>			5	ns	C <sub>L</sub> = 15 pF	
Propagation Delay Enable to Output (High Impedance to High)	t <sub>PZH</sub>			5	ns	$C_L = 15 \text{ pF}$	
Propagation Delay Enable to Output (High Impedance to Low)	t <sub>PZL</sub>			5	ns	$C_L = 15 \text{ pF}$	
Pulse Width Distortion <sup>(2)</sup>	PWD			10	ns	$C_L = 15 \text{ pF}$	
Propagation Delay Skew <sup>(3)</sup>	t <sub>PSK</sub>			10	ns	$C_L = 15 \text{ pF}$	
Output Rise Time (10%–90%)	t <sub>R</sub>		1	3	ns	$C_L = 15 \text{ pF}$	
Output Fall Time (10%–90%)	t <sub>F</sub>		1	3	ns	$C_L = 15 \text{ pF}$	
Common Mode Transient Immunity (Output Logic High or Logic Low) <sup>(4)</sup>	CM <sub>H</sub>  , CM <sub>L</sub>	30	50		kV/µs	$V_{CM} = 1500 V_{DC}$ $t_{TRANSIENT} = 25 ns$	
Channel-to-Channel Skew	t <sub>csk</sub>		3	5	ns	$C_{L} = 15 \text{ pF}$	
SYNC Internal Clock Off Time <sup>(11)</sup>	t <sub>OFF</sub>			5	ns		
Dynamic Power Consumption <sup>(6)</sup>			140	240	µA/Mbps	per channel	

<b>Magnetic Field Immunity</b> <sup>(8)</sup> (V <sub>DD2</sub> = 3V, 3V <v<sub>DD1&lt;5.5V)</v<sub>						
Power Frequency Magnetic Immunity	H <sub>PF</sub>		1500		A/m	50Hz/60Hz
Pulse Magnetic Field Immunity	H <sub>PM</sub>		2000		A/m	$t_p = 8\mu s$
Damped Oscillatory Magnetic Field	H <sub>OSC</sub>		2000		A/m	0.1Hz – 1MHz
Cross-axis Immunity Multiplier <sup>(9)</sup>	K <sub>X</sub>		2.5			



<b>5 Volt Electrical Specifications</b> (T <sub>min</sub> to T <sub>max</sub> unless otherwise stated)						
Parameters	Symbol	Min.	Тур.	Max.	Units	Test Conditions
Input Quiescent Supply Current						
IL510			0.1	0.15	mA	
IL511			0.15	0.25	mA	
IL515	I <sub>DD1</sub>		0.25	0.35	mA	
IL514, IL521			1.8	2.5	mA	
IL516			3.6	5	mA	
Output Quiescent Supply Current						
IL510, IL521			1.8	2.5	mA	
IL511, IL514, IL516	I <sub>DD2</sub>		3.6	5	mA	
IL515			7.2	10	mA	
Logic Input Current	$I_{I}$	-10		10	μA	
Logia High Output Voltage	V <sub>OH</sub>	V <sub>DD</sub> – 0.1	V <sub>DD</sub>		V	$I_0 = -20 \ \mu A, V_I = V_{IH}$
Logic High Output Voltage	V OH	$0.8 \ge V_{DD}$	0.9 x V <sub>DD</sub>		v	$I_0 = -4 \text{ mA}, V_I = V_{IH}$
Logic Low Output Voltage	V <sub>OL</sub>		0	0.1	v	$I_0 = 20 \mu A, V_I = V_{IL}$
Logic Low Output Voltage	V OL		0.5	0.8	v	$I_0 = 4 \text{ mA}, V_I = V_{IL}$

	S	witching Spe	cifications			
Maximum Data Rate		2			Mbps	$C_L = 15 \text{ pF}$
Pulse Width <sup>(7)</sup>	PW	20			ns	V <sub>o</sub> 50% points; SYNC=0
	I W	25			ns	V <sub>o</sub> 50% points; SYNC=1
Propagation Delay Input to Output (High to Low)	t <sub>PHL</sub>			25	ns	C <sub>L</sub> = 15 pF
Propagation Delay Input to Output (Low to High)	t <sub>PLH</sub>			25	ns	C <sub>L</sub> = 15 pF
Propagation Delay Enable to Output (High to High Impedance)	t <sub>PHZ</sub>			5	ns	C <sub>L</sub> = 15 pF
Propagation Delay Enable to Output (Low to High Impedance)	t <sub>PLZ</sub>			5	ns	C <sub>L</sub> = 15 pF
Propagation Delay Enable to Output (High Impedance to High)	t <sub>PZH</sub>			5	ns	C <sub>L</sub> = 15 pF
Propagation Delay Enable to Output (High Impedance to Low)	t <sub>PZL</sub>			5	ns	C <sub>L</sub> = 15 pF
Pulse Width Distortion <sup>(2)</sup>	PWD			10	ns	$C_{L} = 15 \text{ pF}$
Propagation Delay Skew <sup>(3)</sup>	t <sub>PSK</sub>			10	ns	$C_{L} = 15 \text{ pF}$
Output Rise Time (10%–90%)	t <sub>R</sub>		1	3	ns	$C_{L} = 15 \text{ pF}$
Output Fall Time (10%–90%)	t <sub>F</sub>		1	3	ns	$C_{L} = 15 \text{ pF}$
Common Mode Transient Immunity (Output Logic High or Logic Low) <sup>(4)</sup>	CM <sub>H</sub>  , CM <sub>L</sub>	30	50		kV/μs	$V_{CM} = 1500 V_{DC}$ $t_{TRANSIENT} = 25 ns$
Channel-to-Channel Skew	t <sub>csk</sub>		3	5	ns	$C_{L} = 15 \text{ pF}$
SYNC Internal Clock Off Time <sup>(11)</sup>	t <sub>OFF</sub>			5	ns	
Dynamic Power Consumption <sup>(6)</sup>			200	340	µA/Mbps	per channel

Magnetic Field Immunity <sup>(8)</sup> (V <sub>DD2</sub> = 5V, 3V <v<sub>DD1&lt;5.5V)</v<sub>						
Power Frequency Magnetic Immunity	$H_{PF}$		3,500		A/m	50Hz/60Hz
Pulse Magnetic Field Immunity	H <sub>PM</sub>		4,500		A/m	$t_p = 8 \ \mu s$
Damped Oscillatory Magnetic Field	H <sub>OSC</sub>		4,500		A/m	0.1Hz – 1MHz
Cross-axis Immunity Multiplier <sup>(9)</sup>	K <sub>X</sub>		2.5			



Insulation Specifications							
Parameter		Symbol	Min.	Тур.	Max.	Units	Test Conditions
Creepage MSOP			3.0				
Distance 0.15" SOIC (8 or 1	16 pin)		4.0			mm	
(external) 0.3" SOIC			8.03	8.3			Per IEC 60601
Total Barrier Thickness (interna	1)		0.012	0.013		mm	
Leakage Current				0.2		μA	240 V <sub>RMS</sub> , 60 Hz
Barrier Resistance		R <sub>IO</sub>		>10 <sup>14</sup>		Ω	500 V
Barrier Capacitance		C <sub>IO</sub>		4		pF	f = 1 MHz
Comparative Tracking Index		CTI	≥175			V	Per IEC 60112
8	AC		1000			V <sub>RMS</sub>	At maximum
(Maximum Barrier Voltage		V <sub>IO</sub>					operating temperature
for Indefinite Life)	DC		1500			$V_{DC}$	1 0 1
Barrier Life				44000	14000	Years	100°C, 1000 V <sub>RMS</sub> , 60%
				44000		i cais	CL activation energy

		The	ermal Charac	teristics			
Parameter		Symbol	Min.	Typ.	Max.	Units	Test Conditions
Junction–Ambient Thermal Resistance	MSOP8 SOIC8 0.15" SOIC16 0.3" SOIC16	$\theta_{\rm JA}$		184 134 82 67			Double-sided PCB in
Junction–Case (Top) Thermal Resistance	MSOP8 SOIC8 0.15" SOIC16 0.3" SOIC16	$\theta_{\rm JC}$		15 10 8 12		°C/W	free air
Junction–Ambient Thermal Resistance	- 0.3" SOIC	$\theta_{\rm JA}$		46			2s2p PCB in free air
Junction–Case (Top) Thermal Resistance	0.5 5010	$\theta_{\rm JC}$		9			per JESD51
Power Dissipation	MSOP8 SOIC8 0.15" SOIC16 0.3" SOIC16	P <sub>D</sub>			500 675 700 1500	mW	

### Notes (apply to both 3.3 V and 5 V specifications):

- 1. Absolute maximum means the device will not be damaged if operated under these conditions. It does not guarantee performance.
- 2. PWD is defined as  $|t_{PHL} t_{PLH}|$ . %PWD is equal to PWD divided by pulse width.
- 3.  $t_{PSK}$  is the magnitude of the worst-case difference in  $t_{PHL}$  and/or  $t_{PLH}$  between devices at 25°C.
- 4.  $CM_{H}$  is the maximum common mode voltage slew rate that can be sustained while maintaining  $V_0 > 0.8 V_{DD2}$ .  $CM_L$  is the maximum common mode input voltage that can be sustained while maintaining  $V_0 < 0.8 V$ . The common mode voltage slew rates apply to both rising and falling common mode voltage edges.
- 5. Device is considered a two terminal device: pins on each side of the package are shorted.
- 6. Dynamic power consumption is calculated per channel and is supplied by the channel's input side power supply.
- 7. Minimum pulse width is the minimum value at which specified PWD is guaranteed.
- 8. The relevant test and measurement methods are given in the Electromagnetic Compatibility section on p. 10.
- 9. External magnetic field immunity is improved by this factor if the field direction is "end-to-end" rather than to "pin-to-pin" (see diagram on p. 10).
- 10. If internal clock is used, devices will respond to DC states on inputs within a maximum of 9 μs. Outputs may oscillate if the SYNC input slew rate is less than 1 V/ms.
- 11.  $t_{off}$  is the maximum time for the internal refresh clock to shut down.



## **Application Information**

### **Electrostatic Discharge Sensitivity**

This product has been tested for electrostatic sensitivity to the limits stated in the specifications. However, NVE recommends that all integrated circuits be handled with appropriate care to avoid damage. Damage caused by inappropriate handling or storage could range from performance degradation to complete failure.


### **Electromagnetic Compatibility**

IsoLoop Isolators have the lowest EMC footprint of any isolation technology. IsoLoop Isolators' Wheatstone bridge configuration and differential magnetic field signaling ensure excellent EMC performance against all relevant standards.

Additionally, on the IL510 the internal clock can be disabled for even better EMC performance.

These isolators are fully compliant with IEC 61000-6-1 and IEC 61000-6-2 standards for immunity, and IEC 61000-6-3, IEC 61000-6-4, CISPR, and FCC Class A standards for emissions.

Immunity to external magnetic fields is even higher if the field direction is "end-to-end" rather than to "pin-to-pin" as shown in the diagram below:



Cross-axis Field Direction

### **Power Supply Decoupling**

Both power supplies should be decoupled with 0.1  $\mu$ F typical (0.047  $\mu$ F minimum) capacitors as close as possible to the V<sub>DD</sub> pins.

#### Maintaining Creepage

Creepage distances are often critical in isolated circuits. In addition to meeting JEDEC standards, NVE isolator packages have unique creepage specifications. Standard pad libraries often extend under the package, compromising creepage and clearance. Similarly, ground planes, if used, should be spaced to avoid compromising clearance. Package drawings and recommended pad layouts are included in this datasheet.

## **Dynamic Power Consumption**

IsoLoop Isolators achieve their low power consumption from the way they transmit data across the isolation barrier. A magnetic field is created around the GMR Wheatstone bridge by detecting the edge transitions of the input logic signal and converting them to narrow current pulses. Depending on the direction of the magnetic field, the bridge causes the output comparator to switch following the input logic signal. Since the current pulses are narrow, about 2.5 ns, the power consumption is independent of mark-to-space ratio and solely dependent on frequency. This has obvious advantages over optocouplers, which have power consumption heavily dependent on mark-to-space ratio.

## DC Correctness, EMC, and the SYNC Function

NVE digital isolators have the lowest EMC noise signature of any high-speed digital isolator on the market today because of the dc nature of the GMR sensors used. It is perhaps fair to include optocouplers in that dc category too, but their limited parametric performance, physically large size, and wear-out problems effectively limit side by side comparisons between NVE's isolators and isolators coupled with RF, matched capacitors, or transformers.

IL500-Series isolators has an internal refresh clock which ensure the synchronization of input and output within 9  $\mu$ s of the supply passing the 1.5 V threshold. The IL510 allows external control of the refresh clock through the SYNC pin thereby further lowering the EMC footprint. This can be advantageous in applications such as hi-fi, motor control and power conversion.

The isolators can be used with Power on Reset (POR) circuits common in microcontroller applications, as the means of ensuring the output of the device is in the same state as the input a short time after power up. Figure 1 shows a practical Power on Reset circuit:





Fig. 1. Typical Power On Reset Circuit for IL510

After POR, the SYNC line goes high, the internal clock is disabled, and the EMC signature is optimized. Decoupling capacitors are omitted for clarity.



## **Illustrative Applications**


# Isolated A/D Converter



A delta-sigma A-D converter interfaced with the three-channel IL514. Multiple channels can easily be combined using the IL514's output enable function.




## 12-Bit D/A Converter Isolation



The IL515 four-channel isolator is ideally suited for parallel bus isolation. The circuit above uses three IL515s to isolate a 12-bit DAC.


## Intelligent DC-DC Converter With Synchronous Rectification




A typical primary-side controller uses the IL511 to drive the synchronous rectification signals from primary side to secondary side. IL511 pulsewidth distortion of 10 ns minimizes MOSFET dead time and maximizes efficiency. The ultra-small MSOP package minimizes board area.





## Package Drawings
















## **Recommended Pad Layout Footprints**




## SOIC-8 Pad Layout







# True 8™ 0.3" SOIC-16 Pad Layout






## **Available Parts**

Available Parts	Transmit Channels	Receive Channels	Isolation Voltage (RMS)	Features	Package
IL510-1E	1	0	1 kV	Output enable; clock disable	MSOP-8
IL510-3E	1	0	2.5 kV		SOIC-8
IL511-1E	2	0	1 kV		MSOP-8
IL511-3E	2	0	2.5 kV		SOIC-8
IL514-3E	2	1	2.5 kV	Output enable	0.15" SOIC-16
IL514E	2	1	2.5 kV	Output enable	True 8 <sup>TM</sup> 0.3" SOIC-16
IL515E	4	0	2.5 kV		True 8 <sup>™</sup> 0.3" SOIC-16
IL516-3E	2	2	2.5 kV		0.15" SOIC-16
IL516E	2	2	2.5 kV		True 8™ 0.3" SOIC-16
IL521-3E	1	1	2.5 kV		SOIC-8

All part types are available on tape and reel or in tubes.

## **Ordering Information**





ISB-DS-001-IL500-P April 2020	<ul> <li>Changes:</li> <li>Eliminated IL515 "SYNC" and "OE" functions on lot numbers &gt;201900.</li> <li>Updated EMC standards.</li> <li>Revised thermal characteristics (p. 9).</li> <li>Added recommended pad layout footprints (pp. 15-16).</li> <li>Added "Available Parts" table (p. 17).</li> </ul>
ISB-DS-001-IL500-O	<ul><li>Change:</li><li>Updated IL510, IL511, and IL515 input quiescent supply current values.</li></ul>
ISB-DS-001-IL500-N	<ul> <li>Changes:</li> <li>VDE V 0884-10 (VDE V 0884-11 pending)</li> <li>Removed minimum Magnetic Field Immunity specification.</li> <li>Corrected 8-pin SOC package outline dimensions.</li> </ul>
ISB-DS-001-IL500-M	<ul><li>Changes:</li><li>Added IL521-3 product</li><li>IEC 60747-5-5 (VDE 0884) certification.</li></ul>
ISB-DS-001-IL500-L	<ul><li>Changes:</li><li>Tighter quiescent current specifications.</li><li>Upgraded from MSL 2 to MSL 1.</li></ul>
ISB-DS-001-IL500-K	<ul> <li>Changes:</li> <li>Increased transient immunity specifications based on additional data.</li> <li>Added VDE 0884 pending.</li> <li>Added high voltage endurance specification.</li> <li>Increased magnetic immunity specifications.</li> <li>Updated package drawings.</li> </ul>
ISB-DS-001-IL500-J	<ul> <li>Changes:</li> <li>Changed title to "DC-Correct Digital Isolator."</li> <li>Detailed isolation and barrier specifications.</li> <li>Cosmetic changes.</li> </ul>
ISB-DS-001-IL500-I	<ul><li>Changes:</li><li>Update terms and conditions.</li></ul>
ISB-DS-001-IL500-H	<ul><li>Changes:</li><li>Added clarification of internal ground connections (p. 4).</li></ul>
ISB-DS-001-IL500-G	<ul><li>Changes:</li><li>Clarified SYNC function.</li></ul>
ISB-DS-001-IL500-F	<ul><li>Changes:</li><li>Changed pin spacing specification on MSOP drawing.</li></ul>
ISB-DS-001-IL500-E	<ul><li>Changes:</li><li>Added EMC details.</li></ul>
ISB-DS-001-IL500-D	<ul> <li>Changes:</li> <li>Add Output Enable to IL515.</li> <li>IEC 61010-2001 Approval (removed "pending").</li> <li>Added 12-bit DAC illustrative application.</li> </ul>



#### **Datasheet Limitations**

The information and data provided in datasheets shall define the specification of the product as agreed between NVE and its customer, unless NVE and customer have explicitly agreed otherwise in writing. All specifications are based on NVE test protocols. In no event however, shall an agreement be valid in which the NVE product is deemed to offer functions and qualities beyond those described in the datasheet.

#### Limited Warranty and Liability

Information in this document is believed to be accurate and reliable. However, NVE does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

In no event shall NVE be liable for any indirect, incidental, punitive, special or consequential damages (including, without limitation, lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

#### **Right to Make Changes**

NVE reserves the right to make changes to information published in this document including, without limitation, specifications and product descriptions at any time and without notice. This document supersedes and replaces all information supplied prior to its publication.

#### Use in Life-Critical or Safety-Critical Applications

Unless NVE and a customer explicitly agree otherwise in writing, NVE products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical devices or equipment. NVE accepts no liability for inclusion or use of NVE products in such applications and such inclusion or use is at the customer's own risk. Should the customer use NVE products for such application whether authorized by NVE or not, the customer shall indemnify and hold NVE harmless against all claims and damages.

#### Applications

Applications described in this datasheet are illustrative only. NVE makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NVE products, and NVE accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NVE product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customers. Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NVE does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customers. The customer is responsible for all necessary testing for the customer's applications and products using NVE products in order to avoid a default of the applications and the products or of the application or use by customer's third party customers. NVE accepts no liability in this respect.

#### Limiting Values

Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the recommended operating conditions of the datasheet is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

#### **Terms and Conditions of Sale**

In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NVE hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NVE products by customer.

#### No Offer to Sell or License

Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

#### **Export Control**

This document as well as the items described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

#### **Automotive Qualified Products**

Unless the datasheet expressly states that a specific NVE product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NVE accepts no liability for inclusion or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NVE's warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NVE's specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NVE for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NVE's standard warranty and NVE's product specifications.



<お問い合わせ先>
日本代理店
株式会社 ロッキ ISO9001、ISO14001認証取得
本社:東京都新宿区上落合1-16-7NKビル2F
TEL:03-6804-1411
MAIL: info@kkrocky.com
WEB: www.kkrocky.com
営業所:大阪前橋

本仕様の内容は、予告なく変更されることがあります。 最新のカタログはNVE社のホームページ(<u>www.nve.com</u>)よりダウンロード できます。

An ISO 9001 Certified Company

NVE Corporation 11409 Valley View Road Eden Prairie, MN 55344-3617 USA Telephone: (952) 829-9217

<u>www.nve.com</u> e-mail: <u>iso-info@nve.com</u>

©NVE Corporation All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

ISB-DS-001-IL500-P

April 2020